This website requires JavaScript.
Explore
Help
Sign In
mfulz_github
/
qmk_firmware
Watch
1
Star
0
Fork
1
You've already forked qmk_firmware
mirror of
https://github.com/mfulz/qmk_firmware.git
synced
2025-06-21 22:25:16 +02:00
Code
Issues
Projects
Releases
Wiki
Activity
qmk_firmware
/
Projects
/
AVRISP
History
Dean Camera
307ba254d5
The AVRISP project can now enter PDI mode under both bit-bang and hardware USART connection modes, tested against the XPLAIN board hardware. Still need to complete higher level NVM access code so that the device's memories can be read and written.
2009-12-13 12:50:47 +00:00
..
Lib
The AVRISP project can now enter PDI mode under both bit-bang and hardware USART connection modes, tested against the XPLAIN board hardware. Still need to complete higher level NVM access code so that the device's memories can be read and written.
2009-12-13 12:50:47 +00:00
AVRISP.c
Started implementing the low level PDI protocol in the AVRISP project, for XMEGA device programming.
2009-12-03 00:53:45 +00:00
AVRISP.h
Started implementing the low level PDI protocol in the AVRISP project, for XMEGA device programming.
2009-12-03 00:53:45 +00:00
AVRISP.txt
The AVRISP project can now enter PDI mode under both bit-bang and hardware USART connection modes, tested against the XPLAIN board hardware. Still need to complete higher level NVM access code so that the device's memories can be read and written.
2009-12-13 12:50:47 +00:00
Descriptors.c
Partial Commit: Move AVRISP project out of the Projects\Incomplete directory.
2009-08-25 13:21:19 +00:00
Descriptors.h
Remove dependancies from the LowLevel demos to the ClassDriver demos, since the use of ClassDriver headers now outputs an error when NO_STREAM_CALLBACKS is used.
2009-11-08 21:56:18 +00:00
Doxygen.conf
Make sure the protocol handler files are included in the Doxygen documentation of the AVRISP project.
2009-12-03 09:19:09 +00:00
makefile
The AVRISP project can now enter PDI mode under both bit-bang and hardware USART connection modes, tested against the XPLAIN board hardware. Still need to complete higher level NVM access code so that the device's memories can be read and written.
2009-12-13 12:50:47 +00:00